
Page:


		Plgitol	Bestyn Systems
Pont 2	Logic	Design	PONTS VHDL
			د مهود العنويس
AND			
4			6 R
BC	<u> </u>	if all laport = 1	A
F = A.B.	-	7 - 2,02 - 7,00	E - J
	F		F = A + B + C
0 0 0	0		1 IF any input = 1
001	0		
0 1 0	0		Inverter (NOT)
0 1 1	6		
100	0		AAA
101	0		σ
110	Ó) o
1 1 1		NAND TO	
		NOR DO	<u> </u>
X 01	R		
			XNOR
= 1			
1 if	no. 11	nput odd	1 if no. 1 input even
XY	F		XYIF
0 0	0		0 0 1
0 1 1			0 1 0
1011) 0 0
111	0		1 1

KHUFU



Full Adder

X	y	Z	15	C	- 4 15	. 15 5
0	0	0	0	0	y off)	
O	0	1		0		
0	1	0	1	0		1
O	1	1	0	1		
1	O	δ		0	7-	
1	0	(0	1		
1	1	0	0	1		
1	1	1	1	1		



Corry Doloy - 4 goto delay

Decoder

10.	an at a
II lipas	2" output

Xy	Do	, O.	Dz	D3
0 0		0	Ö	0
0 1	0	1	0	0
10	6	6	1	8
	0	O	O	

Do = mo - X	'y'	EJ	- 0
		x + 2x4	-0,0
$D_1 = m_1 = 0$ $D_2 = m_2 \le 0$	x y	Dec	M D;
D3 = M3 =			
	High	F.	- F-

Low E on E=0

muti plexon

51	So	1 2
0	0	Io
0)	I
)	0	12
)	1	1 I3

Input
$$(2^n)$$

I. y

Mux